	Туре	Hits	Search Text	DBs	Time Stamp
1	BRS	0	packet and hypercube and classifier	USPAT; USOCR; EPO; JPO; Derwent	2000/09/29 19:36
2	BRS	233	packet and hypercube	USPAT; USOCR; EPO; JPO; Derwent	2000/09/29 19:36
m	BRS	<u>o</u>	packet and hypercube and breakpoint	USPAT; USOCR; EPO; JPO; Derwent	2000/09/29 19:32

1 2		Errors
2	Definition	
2		0
		0
	The	
_	-()	
	eval could	
	not be	
	aborted	
	because it	
<u>-</u>	is not	
	currently	
	pending.	
	The	
	search/retri	
	eval could	
	not be	
m	aborted	8
	because it	
	is not	
	currently.	
	pending.	
	The	
	search/retri	
	eval could	
	not be	
=	aborted	
	because it	
•	is not	
	currently	
	pending.	

Page 1 (WStarks, 09/29/2000, EAST Version: 1.01.0015)

	U	1	ρα	Document ID	Issue Date	Pages	Title	Current OR
							Parallel computer interconnection path selection - comparing next	
	Σ		<u>ا</u>	אס פר פר בר	91807001	C	priority coordinate of first selected processing element with correspondin	
	3]					g next priority coordinate of second coordinate set, and sequentially	
,							transferring data packet to next coordinate transforming crossbar	
							switch Interconnected node hypercube network for parallel data processing	
8	×		a Su	5367636 A	19941122		system - has message decoder and routing logic, with identification	
	•••••••••••••••••••••••••••••••	***************************************					numbers of two processors connected to each other through port number	
							n, and varying only in	
8	×		US 4	4814980 A	19890321	·-	Dth bit Concurrent hypercube system with improved message passing	

•

Current XRef	Retrieval Classif	Inventor	S	ນ	ы	2	В	4	D
		IN							
		PETERSON, JOHN C , TUAZON, JESUS O , et al.							

	Ð	г	Dog	Document ID	Issue Date	Pages	Title	Current OR
4	×		US 53	5367636 A			Hypercube processor network in which the processor indentification numbers of two processors connected to each other through port number n, vary	
5	⊠		US 47	4729095 A	19880301	H N	BroadSHS# IHstMcctfbn bfor use in a high performance computer system	712/203
9	Ø		US 48	05173 A	19890214	<u>의</u> 면	Error control method and apparatus	714/765
7	Ø		US 48	4811210 A	19890307	4 0 0 0	A plurality of optical crossbar switches and exchange switches for parallel processor	710/132
<u>ω</u>	Ø		US 481	14980 A	19890321	Ŭβ	Concurrent hypercube system with improved message passing	709/216
0	Ø		US 481	14973 A	19890321	ŭ	Parallel processor	712/16
10	⊠		US 48	4870568 A	19890926	Ä Ö Ğ	Method for searching a database system including parallel processors	707/5
11	⊠		US 49	4933936 A	19900612	<u> </u>	Distributed computing system with dual independent communications paths between computers and employing split tokens	370/406
12	Ø		US 49	4933933 A	19900612	Ĭ	Torus routing chip	370/406

	Current XRef	Retrieval Classif	Inventor	တ	υ	д	2	Э	4	₂
4			COLLEY, STEPHEN R , KENOYER, STANLEY P , et al.							
5			ste.							
9	714/772		<pre>Hillis, W. Daniel , et al.</pre>							
7	385/17 ; 708/816		McAulay, Alastair D.							· 🗆
ω	709/234 ; 709/250 ; 712/12		Peterson, John C. , et al.							. 🗆
6			Hillis, W. Daniel							
10	707/533		Kahle, Brewster , et al.							
11	340/825.5 ; 370/432		Rasmussen, Robert D. , et al.							
12			Dally, William J. , et al.							

	D	7	Doc	Document ID	Issue Date	Pages	Title	Current OR
13	☒		US 49	4953930 A	19900904		CPU socket supporting socket-to-socket optical communications	359/118
14	⊠	Ò	US 4	4984235 A	19910108		Method and apparatus for routing message packets and recording the	370/392
15	Ø		US 5(5008882 A	19910416	·	Method and apparatus for eliminating unsuccessful tries in a search tree	370/406
							Method and apparatus for transferring vector data between parallel	
16	×		US 5(5010477 A	19910423		processing system with registers & logic for inter-processor data	712/4
							communication independents of processing	, .
17	⊠		US 5(5050096 A	19910917		Pathacostscomputing neural network	706/19
18			US 5(5050069 A	19910917		Method and apparatus for simulating m-dimension connection networks in	703/13
							and n-dimension network where m is less than n	
19	⊠		US 5(5083265 A	19920121		Bulk-synchronous parallel computer	712/21

i)

, .¶ ,

13 359/154 14 ; 385/147 14 15 370/408		Classif)	,	7	N	າ	1	ດ
	47		Ramsey, Bernard , et al.							
			Hillis, W. Daniel , et al.							
٠ -			Peterson, John C. , et al.							
) 1			Omoda, Koichiro , et al.				· 🗆 ·			
17 706/29			Seidman, Abraham N.							
18			Hillis, W. Daniel , et al.							
19			Valiant, Leslie G.							

	Ω	1	Docu	Document ID	Issue Date	Pages	Title	Current OR
20	Ø		US 505	5099235 A	19920324		Method for transferring data through a network of intelligent control	340/826
·					·		stations using decentralized control techniques	
21.	Ø		US 510	5105424 A	19920414		Inter-computer message routing system with each computer having separate	709/243
			******				routinng automata for each dimension of the network	
22	· 🛛		US 511	5111198 A	19920505		Method of routing a plurality of messages in a multi-node computer	340/825.52
							network	
23	\(\Bar{\Bar{\Bar{\Bar{\Bar{\Bar{\Bar{		US 511	13523 A	19920512		High performance computer system	712/12
24	⊠		US 511	17420 A	19920526		and I mes	370/400
25	☒		US 512	29077 A	19920707		System for partitioning a massively parallel computer	712/13
26	×		US 514	5148547 A	19920915		Method and apparatus for interfacing bit-serial parallel processors to a	712/22
27	×		US 516	5161156 A	19921103		Multiprocessing packet switching connection system having provision for	714/4
		•••••	•••••				error correction and recovery	
28	Ø		US 516	63131 A	19921110		Parallel I/O network file server architecture	709/202

Page 7 (WStarks, 09/29/2000, EAST Version: 1.01.0015)

	Current XRef	Retrieval Classif	Inventor	S	υ	Ъ	2	е	4	വ
. 50	340/825.02 ; 340/827 ; 455/13.1 ; 709/243 ; 709/245		Crookshanks, Rex J.							
21			Flaig, Charles M. , et al.							
22	370/393 ; 370/410		Kuszmaul, Bradley C.							
23			Ste.							
24			Hillis, W. Daniel , et al.							
25			Hillis, W. Daniel							
26			Kahle, Brewster A. , et al.				. 🗆			
27	370/218 ; 370/422 ; 714/776		Baum, Richard I.							
28	709/219		Row, Edward J. , et al.							

,);

D	7	Δ	Document ID	Issue Date	Pages	Title	Current OR
⊠		US	5166674 A	19921124		Multiprocessing packet switching connection system having provision for error correction and	340/825.07
⊠		an	5170482 A	19921208		Improved hypercube topology for multiprocessor computer systems	712/12
×		us	5170393 A	19921208		Adaptive routing of messages in parallel and distributed processor systems	370/255
⊠		US	5175865 A	19921229		Partitioning the processors of a massively parallel single array processor into sub-arrays selectively controlled by host computers	712/13
⊠		US	5187801 A	19930216		Massively-parallel computer system for generating paths in a binomial	712/22
Ø		ns	5191578 A	19930302		Packet parallel interconnection network	370/418
⊠		us	5195170 A	19930316		Neural-network dedicated processor for solving assignment problems	706/19
⊠		US	5212773 A	19930518		Wormhole communications arrangement for massively parallel processor	709/243

5)

_	Current XRef	Retrieval Classif	Inventor	S	ပ	Ъ	2	3	4	5
29	712/13	·	Baum, Richard I. , et al.							
30			Shu, Renben , et al.							
31	370/400		Peterson, John C. , et al.						. 🗆	
32	710/129; 712/22		Hillis, W. Daniel							
33	6/62 712/		Zenios, Stavros A. , et al.						. 🗆	
34	340/825.5 ; 370/369		Lee, Kuo-Chu							
35	326/35 ; 706/25 ; 706/33 ; 706/38		Eberhardt, Silvio P.							
36	712/15 ; 712/23		Hillis, W. Daniel							
		٠								

	D	1	Document ID	Issue Date	Pages	Title	Current OR
	×	. 🗆	US 5224100 A	19930629		Routing technique for a hierarchical interprocessor-communication	370/408
						network between massively-parallel processors	
	⊠		US 5247694 A	19930921		System and method for generating communications arrangements for routing data in a massively	712/13
	******		******	•••••	••••••	parallel processing system	
	⊠		US 5247613 A	19930921	·	Massively parallel processor including transpose arrangement for	709/246
	••••••••					serially transmitting bits of data words stored in parallel	
	×		US 5251131 A	19931005		Classification of data records by comparison of records to a training database using probability weights	704/9
			US 5255368 A	19931019		Method for selecting data communications paths for routing messages between processors in a parallel processing computer system organized	709/243
_						as a hypercube	

Page 11 (WStarks, 09/29/2000, EAST Version: 1.01.0015)

	Current XRef	Retrieval Classif	Inventor	S	υ	Ъ	2	Э	4	വ
37	340/825.02		Lee, Sue-Kyoung , et al.							
38	712/16		Dahl, E. Denning							
39	709/238		Bromley, H. Mark							
40			Masand, Brij M. , et al.							
41	712/12		Barry, Timothy G.							

31.

714/4			712/15		717/5		714/10	717/6	***************************************	370/389	
Computer and communications systems employing universal direct spherics	processing architectures	Parallel computer system including arrangement for transferring messages	from a source processor to selected ones of a plurality of destination	processors and combining	responses System and method for compiling a fine-grained array based source	program onto a course-grained hardware	Parallel microprocessor architecture	System and method for compiling a source code supporting data parallel		processor and processor-to-I/O interconnection	network and method for barallel processing arrays
								·······			
19931026	· -		19931123		19931228		19940104	19940111		19940118	
US 5257266 A			US 5265207 A		US 5274818 A		US 5276893 A	US 5278986 A		US 5280474 A	

				٠.	⊠		Ø	×		×	

46

47

45

31

Current OR

Title

Pages

Issue Date

Document ID

-

Þ

42

	***************************************		ŢĬĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸ			
ري ا						
4						
ო						
2						
Д	Ο.					
ບ						
S						
Inventor	Maki, Stanley C.	Zak, Robert C. , et al.	Vasilevsky, Alexander D.	Savaria, Yvon	Jourdenais, Karen C. , et al.	Nickolls, John R. , et al.
Retrieval Classif						
Current XRef		370/408 ; 709/243 ; 709/252 ; 712/22	717/7 ; 717/9	712/33 ;	712/23 ; 717/9	714/802
	42	43	44	45	16	17

	U	н	Document ID	Issue Date	Pages	Title	Current OR
48	Ø		US 5305446 A	19940419		Processing devices with improved addressing capabilities, systems and methods	712/34
49	×		US 5317735 A	19940531	<u></u>	System for parallel computation with three phase processing in processor tiers in which new instructions trigger execution and forwarding	712/203
50	⊠		US 5321813 A	19940614		Reconfigurable, fault tolerant, multistage interconnect network and	714/798
51	Ø		US 5333268 A	19940726		Parallel computer system	709/244
52	☒		US 5337395 A	19940809	, 1	SPIN: a sequential pipeline neurocomputer	706/42
53	⊠		US 5339396 A	19940816		Interconnection network and crossbar switch for the same	710/132
54	×		US 5347654 A	19940913	, , , , , , , , , , , , , , , , , , ,	System and method for optimizing and generating computer-based code in a parallel processing environment	717/9
55	Ø		US 5347450 A	19940913	<u> 4 E 0</u>	Message routing in a multiprocessor computer system	709/243

48 370/406 49;712/11 370/244 ;370/388 50;370/390 ;370/447 51 370/408 52 53 709/243 53 ;712/11	Current XRef	Retrieval Classif	Inventor	S	υ	Ъ	2	Э	4	Z.
370/406 ; 712/11 370/244 ; 370/390 ; 370/422 ; 370/447 370/408 709/243 ; 712/11			Leach, Jerald G. , et al.							
370/244 ; 370/388 ; 370/320 ; 370/447 370/408 709/243 ; 712/11	370/406 ; 712/11		Schomberg, Hermann							
370/408 709/243 ; 712/11	0/2 370 370 370 370		McMillen, Robert J. , et al.							
709/243 ; 712/11	370/408		∷⊢							
709/243 ; 712/11			Vassiliadis, Stamatis , et al.							
	709/243 ; 712/11		Muramatsu, Akira , et al.							
54			Sabot, Gary W. , et al.							
55 370/440 ; 709/227	370/440 ; 709/227		Nugent, Steven F.							

ţ)

	D	1	Document ID	Issue Date	Pages Title	O	Current OR
5 6	×		US 5353412 A	19941004	Partition control circuit separately controlling message sending of nodes of tree-shaped routing network to divide network into a	ol circuit for colling of ce-shaped to divide the	709/243
57	☒		US 5355453 A	19941011	ParalfulberofePastitions server architecture	ФБЪКТЕТЕ ure	709/219
58	Ø		US 5355494 A	19941011	Compiler for performing incremental live variable analysis for data-parallel programs	forming variable	717/6
59	×		US 5355492 A	19941011	System for compiling parall communications instructions including their embedded data transfer information	compiling parallel ons instructions embedded data	7/117
09	⊠		US 5361363 A	19941101	Input/output system for parallel computer for performing parallel file transfers between selected number of another selected number of selected number of selected number of	for or file een s and r of	712/22
61	×		US 5361334 A	19941101	Bata programme comunication	and	709/243

	Current XRef	Retrieval Classif	Inventor	ß	υ	Ъ	0	ო	4	വ
5.0	340/825.02 ; 370/408 ; 709/252		Douglas, David C. , et al.							
57	709/212		Row, Edward J. , et al.							
58	717/7;		Sistare, Steven J. , et al.							
5.9	712/22 ; 717/9		Frankel, James L. , et al.							
09	712/16		Wells, David , et al.							
61	709/234 ; 709/314		Cawley, Robin A.							

	Ω	1	Document ID	Issue Date	Pages	Title	Current OR
62			US 5367692 A	19941122		Parallel computer system including efficient arrangement for performing communications among processing node to effect an array transposition	712/22
. 63			US 5367642 A	19941122		System of express channels in an interconnection network that automatically bypasses local channel addressable nodes	709/253
64	⊠		US 5367636 A	19941122		Hypercube processor network in which the processor indentification numbers of two processors connected to each other through port number n, vary only in the nth	709/245
65			US 5377182 A	19941227		Non-blocking crossbar permutation engine with constant routing latency	370/219

Current XRef	Retrieval Classif	Inventor	S	c	Ъ	2	3	4	5
 712/12		Edelman, Alan S.							
709/239		Dally, William J.							
70/400		Colley, Stephen R. , et al.							
 340/825.8 ; 340/827 ; 370/355 ; 370/388 ; 370/400 ; 379/221 ; 379/335		Monacos, Steve P.							

	D	1	Document I	ID Issue Date	e Pages	Title	Current OR
			, , , , , , , , , , , , , , , , , , ,			Parallel processor with array of clustered processing elements having	,
9	X		US 53/9440 A	19950103		inputs seperate from outputs and outputs limited to a maximum of two	
67	×		US 5381550 A	19950110		per dimension System and method for compiling a source code supporting data parallel	717/6
						variables	
	***************************************					Parallel computer system including request distribution network for	`
89	×		US 5388214 A	A 19950207		distributing processing requests to selected sets of processors in	712/15
69	Ø		US 5390336 A	A 19950214		parailel C' parallel computer system having processing nodes with distributed	712/22
						memory with memory addresses defining unitary system address space	
70	×		US 5390304 A	۱ م		or uctions	712/241
						processor	

:1

	П	П	. П.	П	П
יינ יינ			П		
3					
7			Ш		L
ם					
ပ					
യ					
Inventor	Kelly, Thomas , et al.	Jourdenais, Karen C. , et al.	Leiserson, Charles E. , et al.	Hillis, W. Daniel	Leach, Jerald G. , et al.
Ketrieval Classif					
Current XRef			712/18		710/22 ; 712/36
	66	67	68	69	70

	Ω	п	Document	ment ID	Issue Date	Pages	Title	Current OR
7.1	×		US 539	5390298 A	19950214		Parallel computer system including arrangement for quickly draining messages from message router	712/22
72	⊠		US 539	5398317 A	19950314		Synchronous message routing using a retransmitted clock signal in a multiprocessor computer system	709/248
73	⊠		US 540	5404562 A	19950404		Massively parallel processor including queue-based message delivery	712/18
74	⊠		US 540	5404550 A	19950404		Method and apparatus for executing tasks by following a linked list of memory packets	712/14
75	×		US 540	5404296 A	19950404		Massively parallel computer arrangement for analyzing seismic data pursuant to pre-stack depth migration methodology	702/14
92			US 541	5410652 A	19950425		Data communication control by arbitrating for a data transfer control token with facilities for halting a data transfer by maintaining	370/450
							possession of the token	

Page 23 (WStarks, 09/29/2000, EAST Version: 1.01.0015)

	Current XRef	Retrieval Classif	Inventor	လ	υ	д	. 2	С	4	· rv
71	370/408 ; 370/409 ; 712/13		Kuszmaul, Bradley C. , et al.							
72	340/825.03 ; 710/131		Nugent, Steven F.							
73	709/238		Heller, Steven K. , et al.							
74			Horst, Robert W.							
75	367/72		Moorhead, William D.							
92	370/455 ; 370/457 ; 370/462 ; 710/240		Leach, Jerald G. , et al.							

	D	1	Do	Document ID	Issue Date	Pages	Title	Current OR
77	×	· 🗆	us e	5434972 A	19950718		Network for determining route through nodes by directing searching path signal arriving at one port of node to another port receiving free path	709/238
78	×		a sn	5444701 A	19950822		Method ¹ 8f ^a þacket routing in torus networks with two buffers per edge	370/406
42	×		us E	5446572 A	19950829		Optical interconnects for high speed backplanes using spectral slicing	359/133
80			US E	5452468 A	19950919		Computer system with parallel processing for information organization	345/419 ;
81	🛛		US C	5471623 A	19951128		Lambda network having 2.sup.m-1 nodes in each of m stages with each node coupled to four other nodes for bidirectional routing of data packets	709/243
82	⊠		us e	5475857 A	19951212		Express channels for diminishing latency and increasing throughput in an interconnection network	712/11
83	⊠		US E	5485627 A	19960116		Partitionable massively parallel processing system	712/13

	Current XRef	Retrieval Classif	Inventor	တ	υ	д	2	3	4	5
	370/256 ; 370/408 ; 707/10		Hamlin, Derrick J.		Ö					
7.8			Cypher, Robert E.							
67	359/124 ; 359/127 ; 359/130		Husbands, Charles R. , et al.							
80		~	Peterson, Richard E.	· 🗆						
81	370/412 ; 709/235 ; 709/245 ;		Napolitano, Jr., Leonard M.	🗆 .						
82	710/100 ; 710/101 ; 710/126		Dally, William J.							
83	710/131		Hillis, W. Daniel							

parallel switching network	09/29/2000, EAST Version: 1.01.0015)
	e 27 (WStarks,
	Page

	n	1	Document	ent ID	Issue Date	Pages	Title	Current OR
84	×		US 5511163	163 A	19960423		adaptor conne	714/28
85	×		US 55159	5535 A	19960507		in all files on a network System and method for parallel variable	717/6
]]					optimization	0 / 1 /
86	⊠		US 5517662	662 A	19960514		Multiprocessor system with distributed memory	709/20 <u>1</u>
	⊠		US 5517619	619 A	19960514		Interconnection network and crossbar switch for the same	709/243
							Computer resource distributing method and system for distributing a	
ω ω	X		0.702223.0.70	ď	19960528		multiplicity of processes to a plurality of computers connected in a	709/104
	Ø		US 5524212	A	19960604	1 1	MultiBF68858or system with write generate method for updating cache	711/121
	×		US 5530809	ď	19960625	<u> </u>	Router for parallel computer including arrangement for redirecting	709/250
	X		US 5535373	Æ	19960709		Protocol-to-protocol translator for interfacing disparate serial network	703/25
						Ľ	nodes to a common parallel switching network	

#

	Current XRef	Retrieval Classif	Inventor	S	υ	Д	2	е	4	ည
84	714/39	·	Lerche, Michael , et al.							
85	717/7 ; 717/9		Frankel, James L. , et al.							
98	709/250 ; 710/132 ; 710/39 ; 712/30		Coleman, John J. , et al.							
87			Muramatsu, Akira , et al.							
88 88	709/226		Sumimoto, Shinji							
68	711/141 ; 711/144		Somani, Arun K. , et al.							
06	709/238 ; 709/245		Douglas, David C. , et al.							
91	370/466 ; 703/26 ; 703/27		Olnowich, Howard T.							

Page 28 (WStarks, 09/29/2000, EAST Version: 1.01.0015)

	Ω	1	ρο	Document ID	Issue Date	Pages	Title	Current OR
92	Ø		US 5	535348 A	19960709		Block instruction	712/241
93	×	. 🗆	US 5	5541914 A	19960730		Packet-switched self-routing multistage interconnection network having contention-free fanout,	370/427
		•					buffering to efficiently realize	
94	×		US 5	5551039 A	19960827		arbitrarily low packet loss Compiling a source code vector instruction by generating a subgrid loop	717/6
							for iteratively processing array elements by plural processing elements	
95	☒		US 5	5553068 A	19960903		ATM cell broadcasting system	370/399
							System for selectively packing together datablocks and efficiently	
96	⊠		us 5	5561805 A	19961001		routing independent of network topology in a parallel computer system	709/238
			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		-		in accordance with a	
97	☒		US 5	561801 A	19961001		SFSFSFAFAHUMBETAHYFSFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	717/6
86	Ø		US 5	5574933 A	19961112		Task flow computer architecture	712/28
					, married and a second a second and a second a second and			

Page 30 (WStarks, 09/29/2000, EAST Version: 1.01.0015)

	Current XRef	Retrieval Classif	Inventor	ß	υ	Δı	7	m	4	5
92			Leach, Jerald G. , et al.							
93	359/117 ;		Krishnamoorthy, Ashok V. , et al.					. 🗆		
94			Weinberg, Tobias M. , et al.							
95	370/390		Aso, Yasuhiro , et al.							
96	710/38		Bruck, Jehoshua , et al.		. 🗆					
. 76			Simons, Joshua E. , et al.							
86	710/30 ; 710/33 ; 710/52		Horst, Robert W.							

⊠ US 5574849 A 19961112 ⊠ US 5588152 A 19961224 ⊠ US 5590283 A 19961231 ⊠ US 5592610 A 19970107 ⊠ US 5594918 A 19970114 ⊠ US 5594866 A 19970114 ⊠ US 5594866 A 19970128	Þ	1	Do	Document ID	Issue Date	Pages	Title	Current OR
⊠ US 5588152 A 19961224 ⊠ US 5590345 A 19961231 ⊠ US 5590283 A 19961231 ⊠ US 5592610 A 19970107 ⊠ US 5594918 A 19970114 ⊠ US 5594866 A 19970114 ⊠ US 5594866 A 19970114 ⊠ US 5594866 A 19970114	Ø				19961112		nchroni ansmiss a proc	714/12
Image: Book of the color o	☒			152			Advanced parallel processor including advanced support hardware	712/16
⊠ US 5590283 A 19961231 ⊠ US 5592610 A 19970107 ⊠ US 5594918 A 19970114 ⊠ US 5594866 A 19970114 ⊠ US 5594866 A 19970114 ⊠ US 5598408 A 19970128	⊠				19961231		Advanced parallel array processor(APAP)	712/11
S	⊠						Parallel computer system with physically separate tree networks for data	712/29
Image: Control of the control of th	⊠				19970107		Method and apparatus for enhancing the fault-tolerance 714/4 of a network	714/4
US 5594914 A 19970114	⊠				19970114		Parallel computer system providing multi-ported intelligent memory	712/15
Mes mul mul sys				1	19970114		Method and apparatus for accessing multiple memory devices	712/42
Sca Dro US 5598408 A 19970128 I/0	⊠			1	19970114		Message routing in a multi-processor computer system with alternate edge strobe regeneration	709/234
	⊠		US 5	598408 A	19970128		Scalable processor to processor and processor to I/O interconnection network and method for	370/351

Sonnier, job 2114 101	Sonnier, David P.			,	7	2
00 712/14 01 712/14 709/243 02 ; 709/252 93 714/43 Hillis, et al. 712/13 04 ; 712/20 712/13 O5 ; 709/252 06 ; 375/211 O6 ; 375/214 Nugent,						
01 712/14 02 ; 712/15 (2) ; 709/243 (3) 714/43 (4) ; 710/128 (5) ; 714/12 (6) ; 375/211 (712/14 (712/13) (712/13) (712/13) (712/13) (712/13) (712/13) (712/13) (714/12) (700mes, ret al. ret a	Dapp, Michael C.	_ 🗆				
709/243 02 ; 709/252	Barker, Thomas N.					
03 714/43 Chittor, 712/13 04 ; 712/20 Knowles, 714/12 Comes, 05 Coomes, 7 370/517 370/517 06 ; 375/214 Nugent, 8	Hillis, W. Daniel , et al.					
04 ; 712/13 04 ; 712/20 ; 714/12 05 05 370/517 370/517 06 ; 375/214 Nugent, S	Chittor, Suresh S.					
05 370/517 ; 375/211 06 ; 375/214 Nugent,	Knowles, Billy J.					
370/517 ; 375/211 06 ; 375/214 · 709/243	Coomes, Joseph A. , et al.					
F 7 / ^ 0 /	Nugent, Steven F.					
370/380 ; 370/388 107 ; 709/238 ; 710/132 ; 712/11	icko et					

			-					
	U	1	Document	ID	Issue Date	Pages	Title	Current OR
108	⊠		US 5602839	A .	19970211		Adaptive and dynamic message routing system for multinode wormhole networks	370/405
109	×		US 5603044	Æ	19970211		Interconnection network for a multi-nodal data processing system which exhibits incremental scalability	710/102
110	⊠		US 5608448	A	19970304		Hybrid architecture for video on demand server	348/7
111			US 5611038	«	19970311		Audio/video transceiver provided with a device for reconfiguration of incompatibly received or transmitted video and audio information	345/302
112	×		US 5612953	4	19970318		Multi-media serial line switching adapter for parallel networks and heterogeneous and	370/367
113	☒		US 5612897	A,	19970318		Symmetrically switched multimedia system	709/219
114	×		US 5617413	Ą	19970401			370/400
115	Ø		US 5617233	Ą	19970401		Transparent optical node structure	359/123
116	×		US 5617577	Ą	19970401		Advanced parallel array processor I/O connection	712/12

	Current XRef	Retrieval Classif	Inventor	တ	υ	д	7	m	4	2
108			Annapareddy, Narasimhareddy , et al.							
109	61/7 361 361 436 439		Annapareddy, Narasimhareddy L. , et al.							
110	348/12 ; 348/13		Smoral, Vincent J., et al.							
111	345/327 ; 348/390.1 ; 709/221 ;		Shaw, Venson M. , et al.							
112	370/389		Olnowich, Howard T.							
113	345/302		Rege, Satish L.							
114	0/42		Monacos, Steve P.							
115	359/158 ; 370/389		Boncek, Raymond K.							
116	2/15 712/2		Barker, Thomas N. , et al.							

S US 5617538 A 19970401		D	1	Document ID	Issue Date	Pages	Title	Current OR
S C US 5625836 A 19970429 SIMD/MPMDF Paray process Communication Paray process Communication Paray process C C C C C C C C C	117	×		5617538	19970401	Mes met wit sch fun	ssage transfer system and thod for parallel computer the message transfers being reduled by skew and roll octions to avoid	709/245
S □ US 5630162 A 19970513 Communication on H-DOTS		☒		5625836		SIM	SIMD/MYMB ^I BY88&§Sing memory element (PME)	709/214
S C US 5638516 A 19970610 Parallel proutes mess blocked or blocked or from a port to a stransmer blocked or stransmer by sellong port to a stransmer by signed by signed by signed by sellong by signed by sig	119	×	i i	5630162	19970513	Arr com		712/20
S C US 5638516 A 19970610 Port to a s from a port transm ready signs						Par rou blo	rallel processor that ites messages around ocked or faulty nodes	
transn Colored Color	120	×		5638516		por	by to a p	709/239
						rea	transmitting a route dy signal back to a	
X	121	⊠	· 🗆	5659796	19970819	Sys vir and	the random modification	709/241
US 5659778 A 19970819	122	Ø		5659781	19970819	Bid net	Bidirectional systolic ring network	712/11
elements	123	⊠		5659778		Sys an ele	<u> </u>	712/11

	Current XRef	Retrieval Classif	Inventor	တ	υ	Д	2	m	4	5
117	709/216 ; 710/3		Heller, Steven K.							
118	711/147 ; 712/201		Barker, Thomas N., et al.							
119	700/2 ; 712/11		Wilkinson, Paul A. , et al.							
120	709/229 ; 709/237		Duzett, Robert C. , et al.			. 🗆		. 0		
121	370/409		Thorson, Gregory M. , et al.						İ 🗆	
122	712/19		Larson, Noble G.							
123			Gingold, David Bruce , et al.							
				•					-	

	n	н	ı	Document ID	Issue Date	Pages	Title	Current OR
124	X		ns	5675807 A	19971007		Interrupt message delivery identified by storage location of received	710/260
125	×		US	5675579 A	19971007		interrupt data Method for verifying responses to messages using a barrier message	370/248
					·		Digital computer for determining a combined tag value from tag values	
126	⊠		US	5680550 A	19971021		selectively incremented and decremented reflecting the number of	712/11
							messages transmitted and	************
127	×		us	5682479 A	19971028		Not received System and method for network 709/242 exploration and access	709/242
128	⊠		US	5684807 A	19971104		Adaptive distributed system and method for fault tolerance	714/712
							Clock circuits for synchronized processor systems having clock generator	
129	×		SD	5689689 A	19971118		circuit with a voltage control oscillator producing a clock signal	709/400
			,				synchronous with a master elock signal	

Page 37 (WStarks, 09/29/2000, EAST Version: 1.01.0015)

	<u> </u>	<u> </u>	·	[
ഹ						
4						
က						
7						
. Сч						
ט						
S	. 🗆					
Inventor	Iswandhi, Geoffrey I.	Watson, William Joel , et al.	Kuszmaul, Bradley C. , et al.	Newhall, Robert E. , et al.	Bianchini, Jr., Ronald P. , et al.	Meyers, Steven C. , et al.
Retrieval Classif						
ırreı	710/263 ; 710/268 ; 710/269 ; 710/4 ; 714/48	0/241 709/2 714/4	2/	370/254 ; 370/355 ; 370/403 ; 370/466 ; 709/241	714/4	713/400 ; 713/500
	124	125	126	127	128	129

	U	1	Document ID	Issue Date	Pages	Title	Current OR
130	☒		US 5701416 A	19971223		Adaptive routing mechanism for torus interconnection network	712/11
131	☒		US 5708836 A	19980113	·	SIMD/MIMD inter-processor communication	712/20
132	⊠		US 5710935 A	19980120		Advanced parallel array processor (APAP)	712/20
133	×		US 5710938 A	19980120		Data processing array in which sub-arrays are established and run	712/13
134	×		US 5713037 A	19980127		tion MIMD	array 702/33
135	☒		US 5717943 A	19980210		Advanced parallel array processor (APAP)	712/20
136	Ø		US 5717944 A	19980210		Autonomous SIMD/MIMD processor memory elements	712/20
137	☒		US 5721819 A	19980224		Programmable, distributed network routing	709/243
138	×		US 5734826 A	19980331		Variable cyclic redundancy coding method and apparatus for use in a	709/238
139	Ø		US 5734921 A	19980331	, [Advanced parallel array processor computer package	712/10

	EAST Version: 1.01.0015)
	田
-	09/29/2000
	Page 40 (WStarks,
	40
	Page

	Current XRef	Retrieval Classif	Inventor	တ	၁	д	2	m	4	· Ŋ
130 ;			Thorson, Gregory M. , et al.							
	12/11 712/1 712/1		Wilkinson, Paul Amba , et al.							
	11/149 712/1 712/1		Barker, Thomas Norman , et al.							
133 7	12/15		Dahl, Curtis Wayne , et al.							
134	12/14 712/20		Wilkinson, Paul Amba , et al.							
135 71	12/14		! O							
136 71	12/14		Wilkinson, Paul Amba , et al.							
137 7	09/242		Galles, Michael B. , et al.							
	70/4 714 714		Olnowich, Howard Thomas , et al.							
139 ;	09/238 712/14 712/20		Dapp, Michael Charles , et al.							

	D	1	Document ID	Issue Date	Pages	Title	Current OR
140	⊠	.	US 5740463 A	19980414	ii a ğ	Information processing system and method of computation performed with an information	712/11
141	⊠		US 5752067 A	19980512	년 <u>연</u> 였	Fully scalable parallel processing system having asynchronous SIMD processing	712/16
142	Ø		US 5751991 A	19980512	P. ir	Processing devices with improved addressing capabilities, systems and methods	711/214
143			US 5751955 A	19980512	ĞĞ EĞĞ	Method of synchronizing a pair of central processor units for duplex, lock-step operation by copying data into a corresponding locations of	714/12
144	⊠		US 5751932 A	19980512	Fc fc S	al, essor	714/12
145	⊠		US 5751710 A	19980512	T C C	Technique for connecting cards of a distributed network switch	370/423
46	⊠		US 5751454 A	19980512	We	th bypassed ring	359/119
147	×		US 5754871 A	19980519	Pe he pr	Parallel processing system having asynchronous SIMD processing	712/20

	Current XRef	Retrieval Classif	Inventor	ß	υ	ф	2	т	4	5
140	712/12		Oshima, Takeharu , et al.							
.41			Wilkinson, Paul Amba , et al.							
142	711/220 ; 712/208		Leach, Jerald G. , et al.							
143	709/400 ; 712/43 ; 714/11		Sonnier, David Paul , et al.							
144			Horst, Robert W. , et al.							
145	370/427 ; 370/536 ; 710/131		Crowther, William R., et al.							
146	59/110 359/1 370/2		MacDonald, R. Ian , et al.							
.47	712/11 ; 712/229		Wilkinson, Paul Amba , et al.							

	Ð	1	Document ID	Issue Date	Pages	Title	Current OR
48	×		US 5761721 A	19980602		Method and system for cache coherence despite unordered interconnect transport	711/141
149	⊠		US 5761523 A	19980602		Parallel processing system having asynchronous SIMD processing and data	712/20
150	⊠		US 5765015 A	19980609		Slide network for an array processor	712/22
151	\boxtimes		US 5765012 A	19980609		Controller for a SIMD/MIMD array having an instruction sequencer,	712/16
						routine library	
52	×		US 5765011 A	19980609		Parallel processing system having a synchronous SIMD processing with	712/20
			·			processing elements emulating SIMD operation using individual	
53	⊠		US 5774698 A	19980630	пуд	Multi-media serial line switching adapter for parallel networks and	712/1
						heterogeneous and homologous computer system	

	Current XRef	Retrieval Classif	Inventor	ß	υ	C ₄	2	m	4	5
148	711/118 ; 711/124 ; 711/154 ; 711/210		Baldus, Donald Francis , et al.							
149	712/203		Wilkinson, Paul Amba , et al.							
150	709/238 ; 712/11		Wilkinson, Paul Amba , et al.							
151	712/245		Wilkinson, Paul Amba , et al.							
152	712/203		Wilkinson, Paul Amba , et al.							
153	370/366		Olnowich, Howard Thomas							

-	n	1	. <u>O</u>	Document ID	Issue Date	Pages	Title	Current OR
154	Ø		SU	5790776 A	19980804		0.7	714/10
							synchronized processor elements	
155	×		as	5794059 A	19980811		N-dimensional modified hypercube	712/10
56	×		US	5802366 A	19980901		Parallel I/O network file server architecture	709/250
57	Ø		US	5805915 A	19980908		SIMIMD array processing system	712/20
158	Ø		US	5809309 A	19980915		Processing devices with look-ahead instruction systems and methods	710/260
159	⊠		ns	5809292 A	19980915		Floating point for simid array machine	712/222
09	Ø		ns	5815723 A	19980929		i C	712/20
.61	×		US	5822381 A	19981013		Distributed global clock system	375/356
162	×		US	5821986 A	19981013		Method and apparatus for visual communications in a scalable network	348/17
63	×		ns	5826101 A	19981020		Data processing device having split-mode DMA channel	712/34
			-		,	-		

	Current XRef	Retrieval Classif	Inventor	တ	υ	Д	2	Е	4	വ
.54	710/18 ; 710/32 ; 710/61 ; 714/12		Sonnier, David Paul , et al.							
155	712/1 ; 712/11 ; 712/12 ; 712/13 ; 712/15		Barker, Thomas Norman , et al.							
156			Row, Edward John , et al.							
157	712/16 ; 712/22		Wilkinson, Paul Amba , et al.							
851	12/2		Leach, Jerald G. , et al.							
651	708/496 ; 708/513 ; 708/550 ; 712/14 ; 712/22		Paul							
091	12/13 712/14		Wilkinson, Paul Amba , et al.							
161	75/358 375/3		Parry, David M. , et al.							
162	348/15 ; 379/93.21		Yuan, Xiancheng , et al.							
.63	710/22		Beck, Michael D. , et al.							

	D	-		Document ID	Issue Date	Pages	Title	Current OR
164	⊠		US	5828894 A	19981027		Array processor having grouping of SIMD pickets	712/20
165	⊠		us	5832295 A	19981103		System for detecting the presence or absence of a loss of transfer word by checking reception side judgement bits	710/1
166	×		us	5838894 A	19981117		Logical, fail-functional, dual central processor units formed from three	714/11
167	Ø		US	5842031 A	19981124		Advanced parallel array processor (APAP)	712/23
168	⊠		ns	5862403 A	19990119		Continuous data server apparatus and data transfer scheme enabling multiple simultaneous	710/6
169	Ø		US	5867501 A	19990202		Encoding for communicating data and commands	370/474
170	×		ns	5867727 A	19990202		System for judging read out transfer word is correct by comparing flag of transfer word and lower bit portion of read destination selection	710/4
171	Ø		US	5870619 A	19990209		Array ^a ptbë§§sor with asynchronous availability of a next SIMD instruction	712/20

		Retrieval		,	,	ſ	٦,	٦,	_	u
	Current XRef	Classif	ventor	n	ט	۲,	7	<u></u>	3	,
64	712/13 ; 712/14		Wilkinson, Paul Amba , et al.							
65	714/758		Hattori, Hiroshi							
99.	709/239 ; 714/12		Horst, Robert W.							
191			Barker, Thomas Norman , et al.							
891			Kanai, Tatsunori , et al.							
691			Horst, Robert W. , et al.							
170			Hattori, Hiroshi							
171	712/203		Wilkinson, Paul Amba , et al.							

	Þ	П	Document ID	Issue Date	Pages	Title	Current OR
172	Ø	. 🗆	US 5875475 A	19990223		Continuous data server apparatus and method for controlling continuous	711/154
173	Ø		US 5875190 A	19990223		Asynchronous transfer mode switching system	370/395
174	×		US 5878241 A	19990302		Partitioning of processing elements in a SIMD/MIMD array processor	ng array 712/203
175	Ø		US 5878227 A	19990302		System for performing deadlock free message transfer in cyclic multi-hop digital computer network	709/235
			,			based on	
176	Ø	<u> </u>	US 5881304 A	19990309		predetermined diameter Incidence graph based communications and operations method and apparatus	712/11
						for parallel processing architecture	
771	Þ		US 5884046 A	19990316	· · · · · · · · · · · · · · · · · · ·	Apparatus and method for sharing data and routing messages between a	709/238
	3]				plurality of workstations in a local area network	

	Current XRef	Retrieval Classif	Inventor	ß	ນ	Ъ	2	т	4	Ŋ
72	348/7 ; 711/114		Kizu, Toshiki , et al.							
.73	370/423 ; 370/434 ; 370/458 ;		Law, Ka Lun							
74	712/20		Wilkinson, Paul Amba , et al.							
175	370/229 ; 709/238		Wade, Jon P. , et al.							
176			Rolfe, David B.							
177	709/202 ; 709/203 ; 709/219 ; 709/239 ; 709/251 ; 709/252		Antonov, Vadim							

				<u> </u>		
178		US 5898826 A	19990427	Method and aldeadlock-free an unusable routing	apparatus for ee routing around q component in an	714/4
				N-dimension		***************************************
179		US 5897657 A	19990427	Multiprocessing sysemploying a coherent protocol including	system erency ing a reply	711/145
			***************************************	Count		
				System for transf between main comp multiport memory	System for transferring data between main computer multiport memory and	
180	<u> </u>	US 5901328 A	19990504	external devi parallel system ut memory protection	external device in parallel system utilizing memory protection scheme	710/5
				and cl	and changing memory	
	1			protection_area_	area	
181		US 5903770 A	19990511	Incidence graph communications method and appa	graph based ions and operations apparatus	712/11
	***************************************			for par architecture	parallel processing :ure	
182		US 5903673 A	19990511	Digital vio	tal video signal encoder encoding method	382/236
183		US 5912893 A	19990615	Incidence g communicati method and	Incidence graph based communications and operations method and apparatus	370/406
				for par architecture	parallel processing ure	

Ooe, Kazuichi Rolfe, David B.	Ooe, Kazuichi Rolfe, David B. , et al. Wang, Albert S. , et al.
David 1.	David 1. Albert 1.
	Albert al.

	D	1	Document ID	Issue Date	Pages	Title	Current OR
184			US 5913069 A	19990615		Interleaving memory in distributed vector architecture multiprocessor svstem	712/2
185	×		US 5913070 A	19990615		Inter-connector for use with a partitionable massively parallel processing system	712/13
186	Ø		US 5914953 A	19990622		Network message routing using routing table information and supplemental enable information for deadlock prevention	370/392
187	⊠		US 5928332 A	19990727		Communication network with reversible source routing that includes reduced header information being calculated in accordance with an	709/242
188	⊠		US 5931918 A	19990803		Paralfglatj8nnetwork file server architecture	709/321
189	×		US 5937202 A	19990810	;	High-speed, parallel, processor architecture for front-end electronics, based on a single type of ASIC, and method use thereof	712/19

	Current XRef	Retrieval Classif	Inventor	S	υ	д	2	m	4	2
184	711/157		Sugumar, Rabin A. , et al.	. 🗆						
581			Hillis, W. Daniel							
981	370/389 ; 709/238		Krause, John C. , et al.							
181	709/238		Pierce, Paul R.							
881			Row, Edward John , et al.							
681	712/11		Crosetto, Dario B.							

190	+))))		
-			US 5938765 A	19990817	System and meth initializing a multiprocessor	d method for ing a multinode essor computer em	713/1
191	I I		US 5940367 A	19990817	Fault-tol Switch	Fault-tolerant butterfly switch	370/218
192	<u> </u>		US 5941969 A	19990824	Bridge for storage dev	or direct data device access	710/128
193	<u> </u>		US 5946496 A	19990831		ed vector ure	712/2,
194	ļ		US 5963746 A	19991005	Fully distribu memory element	distributed processing element	712/20
195			US 5963745 A	19991005	APAP I/O	APAP I/O programmable router	712/13
196	ļ		US 5966528 A	19991012	SIMD/MIMD array with vector proc	SIMD/MIMD array processor with vector processing	712/222
197	J	П	US 5964835 A	19991012	Storage a data mess storage a data data data data data	Storage access validation to data messages using partial storage address data indexed entries containing permissible address range validation	709/216
198			US 5970232 A	19991019	LOI Router ta	Router table lookup mechanism 709/238	709/238

	Current XRef	Retrieval Classif	Inventor	အ	ນ	Ъ	2	т	4	വ
06	713/100 ; 713/2		Dove, Kenneth Frank , et al.							
.91	340/827 ; 370/224 ; 370/225 ; 370/236 ; 370/404 ; 370/427		Antonov, Vadim							
192	709/212		•							
193	11/15 712/		Sugumar, Rabin A. , et al.							
194	09/ 71		Barker, Thomas Norman , et al.							
561	2/10 712/1 712/1		Collins, Clive Allan , et al.							
196	12/ 71 71		Wilkinson, Paul Amba , et al.							
197	711/152; 711/163		Fowler, Daniel L. , et al.							
198	370/351 ; 370/389 ; 712/13		Passint, Randal S. , et al.							
							•			

	U	1		Document ID	Issue Date	Pages	Title	Current OR
199	\boxtimes		ns.	3 5974456 A	19991026		System and method for input/output flow control in a multiprocessor	709/223
200			l US	s 5978570 A	19991102		Memory system providing page mode memory access arrangement	711/200
201	. 🛛		sn I	5991866 A	19991123		Method and system for generating a program to facilitate rearrangement of address bits among addresses in a massively barallel processor system	712/10
202	⊠		i us	5 5996020 A	19991130		Multiple level minimum logic network	709/238
203	⊠		sn -	S 6006255 A	19991221		Networked computer system and method of communicating using multiple request packet classes to prevent deadlock	709/216
204	⊠		l us	s 6014690 A	20000111		Employing multiple channels for deadlock avoidance in a cache coherency	709/215
205	⊠		l US	s 6016510 A	20000118		TORUS routing element error handling and self-clearing with programmable watermarking	709/233
206	☒		I US	s 6016469 A	20000118		Process for the vector quantization of low bit rate vocoders	704/222

	Current XRef	Retrieval Classif	Inventor	တ	U	Д	7	е	4	2
199	710/39 ; 710/6		Naghshineh, Kianoosh , et al.							
200			Hillis, W. Daniel							
201	712/12 ; 712/14 ; 712/16	·	Heller, Steven K. , et al.							
202	709/239 ; 709/240		Reed, Coke S.							
203			Hoover, Russell Dean , et al.							
204	709/201 ; 709/214 ; 709/400		VanDoren, Stephen R. , et al.							
205			Quattromani, Marc Alan , et al.							
206	704/230		Laurent, Pierre Andre							
			-							

u 07	ľ			_		
207	-	Document ID	Issue Date	Pages	Title	Current OR
		US 6016211 A	20000118	<u>० ल न</u>	Optoelectronic smart pixel array for a reconfigurable intelligent	359/117
802		US 6016307 A	20000118	⊠ t Ö	optical interconnect Multi-protocol telecommunications routing optimization	370/238
Z 600		US 6021118 A	20000201		Synchronization methods for distributed processing systems having replicated data	370/254
210		US 6026444 A	20000215	ндз	TORUS routing element error handling and self-clearing with link lockup prevention	709/232
211		US 6028541 A	20000222	H S	Lossless data compression with low complexity	341/76

	Current XRef	Retrieval Classif	Inventor	S	C	· Д	2	ю	4	5
207	359/108 ; 359/163 ; 708/191 ;		Szymanski, Ted , et al.		· 🛮					
208	370/243 ; 370/252		Kaplan, Allen D. , et al.							
209	370/503		Houck, David J. , et al.							
210	370/229 ; 370/235 ; 370/236 ; 709/231 ; 709/233 ; 709/243 ; 710/125 ; 710/39 ; 710/34 ; 710/52		Quattromani, Marc Alan , et al.							
211	341/50		Levine, Earl							

	D	н	Document	OI :	Issue Date	Pages	Title	Current OR
212	×		US 6041358	д Д	20000321		or maintai local area ile termin an ATM net	709/238
213	Ø		US 6044080	0 A	20000328		Scalable parallel packet router	370/401
214	Ø		US 6043763	3 A	20000328		Lossless data compression with low complexity	341/51
215	⊠		US 6055618	, 8 8 A	20000425		Virtual maintenance network in multiprocessing system having a non-flow controlled virtual maintenance channel	712/11
216	⊠		US 6081883	. A	20000627		Processing system with dynamically allocatable buffer memory	712/28
217	⊠		US 6085303	3 A	20000704		Seralized race-free virtual barrier network	712/16
218	⊠		US 6085276	¥ 9	20000704		Multi-processor computer system having a data switch with simultaneous insertion buffers for eliminating arbitration interdependencies.	710/240
219	×		US 6088770	0 A	20000711		Shared memory multiprocessor performing cache coherency	711/148

Page 61 (WStarks, 09/29/2000, EAST Version: 1.01.0015)

							İ		ŀ	
	Current XRef	Retrieval Classif	Inventor	တ	υ	Д	7	М	4	Ŋ
212	370/331 ; 370/397 ; 379/88.19 ; 455/461 ; 709/215 ; 709/228 ; 709/239 ; 709/243		Huang, Nen-Fu , et al.							
213	370/235		Antonov, Vadim							
214	341/106		Levine, Earl							
215	370/254 ; 370/406 ; 370/409 ; 709/240 ; 712/28	·	Thorson, Gregory M.							
216	711/111 ; 711/121 ; 712/23 ; 712/29 ; 712/36		Popelka, Paul , et al.							
217	709/1		Thorson, Greg , et al.							
218	09/2 709 709 710 710 711		VanDoren, Stephen R. , et al.							
219	711/141 ; 711/147 ; 711/149 ; 711/169		Tarui, Toshiaki , et al.							
					Í				1	ì

Page 62 (WStarks, 09/29/2000, EAST Version: 1.01.0015)

	D		Document ID	Issue Date	Pages	Title	Current OR
220			US 6088768 A	20000711		Method and system for maintaining cache coherence in a	711/141
]]				multiprocessor-multicach e environment having unordered communication	·
221	×		US 6091857 A	20000718			382/251
222	⊠		US 6094715 A	20000725		SIMD/MIMD processing synchronization	712/20
223	⊠		US 6094686 A	20000725		Multi-processor system for transferring data without incurring deadlock	709/240
						using hierarchical	
700	Σ		TR 6101420 A	20000808		Method and apparatus for disambiguating change-to-dirty commands in a	700/5
r 7 7	₫	<u> </u>)))))		switch based multi-processing system with coarse directories	
225	☒		US 6101181 A	20000808		Virtual channel assignment in large torus systems	370/352
				***************************************	***************************************		

220 ; 711/18		Current XRef	Retrieval Classif	Inventor	တ	ບ	Ъ	2	Э	4	2
21 ; 41/200 ; et al. 22 712/203 ; wilkinson, Paul Amba 709/236 ; 709/238 ; 709/239 ; 709/239 ; 709/239 ; 709/239 ; 709/239 ; 709/239 ; 709/215 ; 709/215 ; 709/215 ; 709/216 ; 712/29 ; 712/	~	11/118 711/11 711/13		•							
22 712/203 wilkinson, Paul 709/236 ct al. 709/238 sharma, Madhumit 709/239 ; 709/239 sharma, Madhumit 709/239 ; 709/201 st 709/215 ; 709/216 st 712/28 st 712/28 st 712/29 st 712/29 st 709/238 st 709/238 st 709/238 st 709/238 st 709/238 st 709/239 st 709	2	41/20		on M.							
709/236 ; 709/238 s; 709/238 ; 709/239 ; 710/29 ; 200/2 ; 200/3 ; 709/201 ; 709/216 ; 712/28 ; 712/28 ; 712/28 ; 712/29 ; 712/28 ; 712/29 ; 712/32 ; 712/32 ; 712/32 ; 712/39 ; 712/39 ; 712/39 ; 712/39 ; 712/39 ; 712/39 ; 712/39 ; 712/39	0	12/20		Paul							
200/2 ; 200/3 ; 709/201 ; 709/216 ; 712/28 ; 712/29 ; 712/32 ; 712/32 709/238 ; 709/239 ; 709/239 ; 709/239 ; 709/240	\ \ \ \ \ \	09/236 709/23 709/23 709/23	·	Sharma, Madhumitra							
709/238 25 ; 709/239 , et al. ; 709/240	8	00/2 200/3 709/20 709/21 709/21 712/28 712/29									
	7	09/238 709/23 709/24		Randal							

	D	н	Dog	Document	a	Issue Date	Pages	Title	Current OR
226	⊠		us 61	6108752	∢ .	20000822		Method and apparatus for delaying victim writes in a switch-based multi-processor system to maintain data coherency	711/117
227	×		US 61	6108340	⋖	20000822		grap itions id app paral	370/406
228	⊠.		US 61	6118392	Ą	20000912		Lossless data compression with low complexity	341/60
229	. 🗵		US 61	6118817	ď	20000912		Digital video signal encoder and encoding method having adjustable guantization	375/240
230	⊠		us 61	6120298	4	20000919		notiva compu syste	434/236
231	⊠		US 61	6121904	A l	20000919		Lossless data compression with low complexity	341/65

	!	Retrieval	\$ (4 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 +	U	,	٩	6	~	 Ľ
	Current XRef	Classif	Inventor	,	,	-	1	,	,
22.6	710/131 ; 710/19 ; 710/21 ; 710/39 ; 710/52 ; 710/59 ; 711/143 ; 711/143 ; 711/156 ; 711/156		VanDoren, Stephen R. , et al.						
227	·		Rolfe, David B. , et al.			. 🗆			
228	341/65		Levine, Earl						
229			Wang, Albert S.						
230	434/118 ; 434/322 ; 434/323 ; 434/327 ; 434/335 ; 434/353 ; 434/362		Jenkins, William M. , et al.						
231	341/106		Levine, Earl						

	þ	1	Document ID	Issue Date	Pages	Title	Current OR
232			US 6122714 A	20000919		Order supporting mechanisms for use in a switch-based multi-processor	711/150
233	×		US 6125348 A	20000926		Lossless data compression with low complexity	704/500

	Current XRef	Retrieval Classif	Inventor	S	υ	Ф	2	m	4	5
232	710/131 ; 711/121 ; 711/141 ; 711/149 ; 711/151		VanDoren, Stephen R. , et al.							
233	704/230 ; 704/501 ; 704/502 ; 704/503 ; 704/504	·	Levine, Earl							

C US 5113523 A 19920512 64 High performance computer System	D	H	Ĺ	Document ID	Issue Date	Pages	Title	Current OR
US 5305446 A 19940419 73 Capabilities, systems an methods 19940419 73 Capabilities, systems an methods 19950425 75 Token with facilit 1		T	US	13523	19920512		performance computer em	712/12
US 5410652 A 19950425 75			ns	i	19940419	73	vices with essing systems and	712/34
US 5535348 A 19960709 72 Block instruction Method and apparatus for accessing multiple memo devices			us	1	19950425	75	ins ma	370/450
US 5594914 A 19970114 72 accessing multiple memo devices			an	5348		72	Block instruction	712/241
US 5751991 A 19980512 64 capabilities, systems a methods brocessing devices with proved addressing improved addressing improved addressing improved addressing capabilities, systems a methods systems and methods systems and methods but a processing device split mode DMA channel			US	1	19970114	72	and apparatus ing multiple me s	712/42
US 5809309 A 19980915 64 look-ahead instruction systems and methods US 5826101 A 19981020 68 split-mode DMA channel			ns		19980512	. 64	ng ad tie	711/214
US 5826101 A 19981020 68 split-mode DMA channel			ns	1	19980915	64	devices with instruction d methods	710/260
			ns			68	Data processing device having split-mode DMA channel	712/34

2 3 4 5								
D U			. 🗆					
ß	Ø	Ø		Ø	☒	☒	Ø	
Inventor	Colley, Stephen R. , et al.	Leach, Jerald G. , et al.	Leach, Jerald G. , et al.	Leach, Jerald G.	Coomes, Joseph A.	Leach, Jerald G. , et al.	Leach, Jerald G.	Dock Wichael D
Retrieval								
Current XRef			370/455 ; 370/457 ; 370/462 ; 710/240			711/220	712/233	***************************************
	1	2	m	4	r)	. 0	7	

	D	٦	Docum	Document ID	Issue Date Pages	Pages	Title	Current OR
o			us 5937202	202 A	19990810	219	<pre>High-speed, parallel, processor architecture for front-end electronics,</pre>	712/19
]]			·		based on a single type of ASIC, and method use thereof	

	Current XRef	Retrieval Classif	Inventor	S	ນ	Ъ	2	ю	4	5
თ	712/11		Crosetto, Dario B.	Ø						

Document ID	Kind Codes	Source	Issue Date	Pages
US 5113523 A		USPAT	19920512	64
US 5305446 A		USPAT	19940419	73
US 5410652 A		USPAT	19950425	7.5
US 5535348 A		USPAT	19960709	72
US 5594914 A		USPAT	19970114	72
US 5751991 A		USPAT	19980512	64
US 5809309 A		USPAT	19980915	64
US 5826101 A		USPAT	19981020	89

	Title	Abstract	Current OR
н	High performance computer system		712/12
, N	Processing devices with improved addressing capabilities, systems and		712/34
· m	Data communication control by arbitrating for a data transfer control token with facilities for halting a data transfer by maintaining		370/450
4.	Block instruction		712/241
ري د	Method and apparatus for accessing multiple memory devices		712/42
9	Processing devices with improved addressing capabilities, systems and		711/214
7	Processing devices with look-ahead instruction systems and methods		710/260
8	Data processing device having split-mode DMA channel		712/34

	Retrieval Classif	Current XRef	0	Ð	S	υ	Q.	1	7	е	4	2
F			Colley, Stephen R. , et al.		⊠							
. 2			Leach, Jerald G. , et al.		⊠							П
ю		370/455 ; 370/457 ; 370/462 ; 710/240	Leach, Jerald G. , et al.		⊠							П
4			Leach, Jerald G. , et al.		⊠							
5			Coomes, Joseph A. , et al.		☒							
9		711/220 ; 712/208	Leach, Jerald G. , et al.		⊠							
7		712/233	Leach, Jerald G. , et al.		⊠							П
8		710/22	Beck, Michael D. , et al.		⋈							

Document ID	Kind Codes	Source	Issue Date	Pages
US 5937202 A		USPAT	19990810	219

	Title	Abstract	Current OR
	High-speed, parallel, processor architecture for front-end electronics,		712/19
·····	based on a single type of ASIC, and method use thereof		

ည	
4	
ю	
2	
-	
Сц	
υ	
യ	×
Ω	
Inventor	Crosetto, Dario B.
Current XRef	712/11
Retrieval Classif	
	6